



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventors: Steven S. Greenberg; ;
Assignee: Synopsys, Inc.
Title: Scheduling Non-Integral Simulation Time For Mixed-Signal Simulation
Serial No.: 09/531,350 Filing Date: March 21, 2000
Examiner: Craig, Dwin Group Art Unit: 2123
Docket No.: AVA005 US Confirmation No: 6705

Santa Clara, California
RECEIVED JUN 15 2004

COMMISSIONER FOR PATENTS
P.O. BOX 1450
ALEXANDRIA, VA 22313-1450

JUN 23 2004
Technology Center 2100

**SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT
UNDER 37 CFR §1.97(c)**

Dear Sir:

Pursuant to 37 C.F.R. § 1.56, §1.97 and §1.98, the Applicant submits for consideration in the above-identified patent application the documents listed on the accompanying Form PTO-1449. Copies of references numbered 5-12 are submitted herewith. The Examiner is requested to make these documents of record.

This Information Disclosure Statement is submitted pursuant to 37 CFR §1.97(c) as it is after receipt of a first Office Action on the merits but before mailing of a final Action or Notice of Allowance. Accordingly, a fee is required pursuant to 37 CFR §1.17(p). A Fee Transmittal form (PTO/SB/17) is attached to this submission.

Applicants would appreciate the Examiner initialing and returning the Form PTO-1449, indicating that the information has been considered and made of record herein.

The information contained in this Information Disclosure Statement is to the best of my knowledge and is not to be construed as a representation that: (i) a complete search has been made; (ii) additional information material to the examination of this application does not

SILICON VALLEY
PATENT GROUP LLP

2350 Mission College Blvd.
Suite 360
Santa Clara, CA 95054
(408) 982-8200
FAX (408) 982-8210

06/21/2004 EAREGAY1 00000108 09531350


01 FC:1806

180.00 DP

exist; (iii) the information, protocols, results and the like reported by third parties are accurate or enabling; or (iv) the above information constitutes prior art to the subject invention.

**Via Express Mail Label No.
EV 448 867 250 US**


Respectfully submitted,



Omkar K. Suryadevara
Attorney for Assignee
Reg. No. 36,320

SILICON VALLEY
PATENT GROUP LLP

2350 Mission College Blvd.
Suite 360
Santa Clara, CA 95054
(408) 982-8200
FAX (408) 982-8210



U.S. Department of Commerce, Patent and Trademark Office INFORMATION DISCLOSURE STATEMENT BY APPLICANT (Use several sheets if necessary)	Application No.:	09/531,350
	Filing Date:	March 21, 2000
	First Named Inventor:	Steven S. Greenberg
	Group Art Unit:	2123
	Examiner Name:	Dwin M. Craig
	Confirmation No.:	6705
	Attorney Docket No.:	AVA005 US

U.S. Patent Documents

*Examiner Initials		Document Number	Date	Name	Class	Subclass	Filing Date if Appropriate
	5.	5,737,583	04/07/98	Jones et al.	395	500	
	6.	5,481,484	01/02/96	Ogawa et al.	364	578	

RECEIVED

JUN 23 2004

Technology Center 2100

Foreign Patent Documents

							Translation	
		Document	Date	Country	Class	Subclass	Yes	No

Other Art (Including Author, Title, Date, Pertinent Pages, Etc.)

	7.	Manjikian N. et al., "Using split event sets to form and schedule event combination in discrete event simulation", Simulation Symposium, 1992, Proceedings., 25 th Annual Orlando Fl. USA 6-9 April 1992, Los Alamitos, CA, USA, IEEE COMPU. SOC, US, Pages 184-191
	8.	Schof S., "Efficient Data Structures For Time Warp Simulation Queues", Journal of Systems Architecture, Elsevier Science Publishers BV., Amsterdam, NL. Vol. 44, no 6-7, 1 March 1998, pages 497-517
	9.	Prasad S.K. et al., "Using parallel data structures in optimistic discrete event simulation of varying granularity on shared-memory computers", Algorithms and Architectures For Parallel Processing, 1995, ICAPP 95, IEEE First ICAPP., IEEE First International Conference on Brisbane, QLD., Australia 19-21 April 1995, pages 565-374.
	10.	Hidaka, S. et al. "Logical Process Scheduling using Heap Data Structure in Parallel Discrete Event Simulation", The Institute of Electronics Information and Communication Engineers, Technical Report of IEICE, CPSY98 71 (August 1998), pp. 81-87 (including English-language abstract and reference list).
	11.	European Search Report from corresponding European application no. EP 00 30 5129 (4 pages total) dated March 1, 2004
	12.	Japanese Office Action from corresponding Japanese application no. 2000-183529 (6 pages total including 3 pages of translation), dated March 10, 2004

Examiner:

Date Considered:

* Examiner: Initial if reference is considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication with applicant.